

FT-227RB MEMORIZER BLOCK DIAGRAM

The digital phase comparator, Q<sub>309</sub> (TC5081P), compares the phase of the PLL IF signal with that of the reference signal, and any difference is converted into an error-correcting voltage. This error-correcting voltage is fed to varactor diode D<sub>301</sub>, which changes the output signal phase to lock with that of the reference signal.


When the VCO is locked, the constant voltage at pin 4 of Q<sub>309</sub> is applied to Q<sub>316</sub> (MPSA13), causing it to conduct; in turn, Q<sub>315</sub> (2SC372Y) cuts off. The H voltage at the collector of Q<sub>315</sub> causes Q<sub>205</sub> (2SC372Y) to conduct, supplying DC voltage to exciter stages Q<sub>204</sub> and Q<sub>206</sub>. When the VCO is unlocked, the DC voltage at the emitter of Q<sub>205</sub> drops, preventing normal operation of Q<sub>204</sub> and Q<sub>206</sub>.

The output voltage from Q<sub>315</sub> is reversed in polarity by Q<sub>314</sub> (2SC372Y), and applied to Q<sub>606</sub> (2SC372Y), keeping the collector of Q<sub>606</sub> at the H level, in order to drive Q<sub>601</sub>–Q<sub>603</sub> (MSM561) for the display of the channel frequency. The voltage is also applied to Q<sub>105</sub> (2SA564), which supplies DC voltage to the second heterodyne oscillator, Q<sub>104</sub> (2SC372Y).

When the VCO is unlocked, the collector of DC voltage drops, causing the LEDs to turn off. Simultaneously, the second heterodyne oscillator ceases to oscillate. The receiver is thus muted until VCO lock occurs.

## PLL CONTROL UNIT

Please refer to the PLL Control Unit logic diagram for questions regarding the operation of this circuitry. A complete treatment of every logic state is beyond the scope of this manual.



Crystal	Frequency	PLL Het. Freq.	Remarks
X301	44.10000 MHz	132.300 MHz	Simplex
X302	43.90000 "	131.700 "	TX -600 kHz shift
X303	44.30000 "	132.900 "	TX +600 kHz shift
X304	44.10166 "	132.305 "	Simplex 5 kHz up
X305	43.90166 "	131.705 "	TX -600 kHz 5 kHz up
X306	44.30166 "	132.905 "	TX +600 kHz 5 kHz up


## POWER SUPPLY

A 13.8 volt DC supply is used for the audio power amplifier, Q<sub>116</sub>, as well as the relay and lamps. The supply voltage for the final amplifier is fed through voltage regulator Q<sub>1</sub> (2SD235D), which is controlled by the automatic final protection unit.

Voltage regulator Q<sub>605</sub> ( $\mu$ PC14305) regulates the supply voltage at 5 volts, to supply Q<sub>308</sub> and the display unit. Q<sub>313</sub> (2SC372Y) and D<sub>301</sub>(RD6.8EB) regulates the supply voltage at 6 volts for the VCO and phase comparator. The 5 volt supply for the PLL control unit is regulated by zener diode D<sub>3</sub> (WZ050), and is connected directly (not via the power switch) for memory backup purposes.

A regulated 8 volt circuit using Q<sub>117</sub> ( $\mu$ PC14308) is used for all other circuits.

When the transceiver is used in the memory mode, D<sub>4</sub> and D<sub>5</sub> (WZ050) supply 5 volts to the receiver and transmitter, respectively.



TONE SQUELCH (PB-1555A) OPTION

	C 516 *	R 516 *	R 513 *	R 514 *	R 524 *
70Hz   160Hz	0.15 $\mu$ F	39K $\Omega$	15K $\Omega$	470K $\Omega$	15K $\Omega$
160Hz   250Hz	0.1 $\mu$ F	33K $\Omega$	8.2K $\Omega$	270K $\Omega$	8.2K $\Omega$

Table 2

## TONE SQUELCH UNIT (OPTION)

The tone squelch circuit disables the audio circuit of the receiver until a preset, subaudible tone is received. On transmit, a subaudible tone is superimposed on the output audio signal. The frequency of this tone can be set to any frequency between 70 Hz and 250 Hz.


The tone signal is generated by Q<sub>502</sub> (NE567), and its frequency is set by R<sub>516</sub>, VR<sub>502</sub>, and C<sub>516</sub>. The level of the tone signal is set by VR<sub>504</sub>, and the signal is subsequently fed through buffer amplifier Q<sub>503</sub> (2SK19GR) to a low pass filter on unit "d" of operational amplifier Q<sub>501</sub> (MC3403). The tone signal is then superimposed on the speech signal at Q<sub>202</sub>. The constants for setting the subaudible tone frequency are shown in Table 2.

The audio output signal from the receiver discriminator is fed to unit "a" of Q<sub>501</sub>. Unit "a" of Q<sub>501</sub> acts as a high-pass filter, while unit "b" acts as a T-notch filter. These filters remove the subaudible tone from the audio signal, which is then fed through audio amplifier Q<sub>505</sub> (2SC372Y) to amplifier Q<sub>113</sub>.

The subaudible tone then passes through a low-pass filter at unit "c" of Q<sub>501</sub>, and is fed to Q<sub>502</sub>. When the tone frequency is the same as that preset for transmission, the voltage at pin 8 of Q<sub>502</sub> becomes low, causing Q<sub>504</sub> (2SC372Y) to turn off. In turn, proper bias voltage is applied to Q<sub>119</sub>, allowing normal operation.

When the proper tone signal is not present, Q<sub>504</sub> conducts, removing the bias from Q<sub>119</sub>, thus disabling the audio circuit.

As the conventional carrier-controlled squelch is still in operation, irrespective of the condition of the tone squelch, the BUSY lamp will light up when any carrier is received. This feature alerts the operator that the channel is occupied, though no signal may be heard.



PB-1893 PLL CONTROL UNIT

PLL CONTROL UNIT PB-1893


# CRYSTAL DATA FT-227RB


FUNCTION	HOLDER	RANGE (MHz)	MODE	LOAD C	SERIES R	DRIVE LEVEL
REFERENCE (X <sub>407</sub> )	HC-18/U	10.240	Fundamental	30 pF	25 Ω	2 mW
2nd Local (X <sub>101</sub> )	HC-18/U	10.245	Fundamental	30 pF	25 Ω	2 mW
Carrier (X <sub>401</sub> )	HC-18/U	*10.700	Fundamental	30 pF	20 Ω	2 mW
PLL Local	HC-18/U	(X <sub>301</sub> )	3rd overtone	20 pF	40 Ω	2 mW
		(X <sub>302</sub> )				
		(X <sub>303</sub> )				
		(X <sub>304</sub> )				
		(X <sub>305</sub> )				
		(X <sub>306</sub> )				

\*ACTUAL FREQUENCY: 10.740 MHz

Load Capacitor: 30 pF, 40 kHz UP (Decided by circuit)

## PLL CIRCUIT FREQUENCY RELATIONS





**FT-227RB**  
**CIRCUIT DIAGRAM**