


FT-227RB MEMORIZER BLOCK DIAGRAM



The digital phase comparator, Q₃₀₉ (TC5081P), compares the phase of the PLL IF signal with that of the reference signal, and any difference is converted into an error-correcting voltage. This error-correcting voltage is fed to varactor diode D₃₀₁, which changes the output signal phase to lock with that of the reference signal.


When the VCO is locked, the constant voltage at pin 4 of Q₃₀₉ is applied to Q₃₁₆ (MPSA13), causing it to conduct; in turn, Q₃₁₅ (2SC372Y) cuts off. The H voltage at the collector of Q₃₁₅ causes Q₂₀₅ (2SC372Y) to conduct, supplying DC voltage to exciter stages Q₂₀₄ and Q₂₀₆. When the VCO is unlocked, the DC voltage at the emitter of Q₂₀₅ drops, preventing normal operation of Q₂₀₄ and Q₂₀₆.

The output voltage from Q₃₁₅ is reversed in polarity by Q₃₁₄ (2SC372Y), and applied to Q₆₀₆ (2SC372Y), keeping the collector of Q₆₀₆ at the H level, in order to drive Q₆₀₁–Q₆₀₃ (MSM561) for the display of the channel frequency. The voltage is also applied to Q₁₀₅ (2SA564), which supplies DC voltage to the second heterodyne oscillator, Q₁₀₄ (2SC372Y).

When the VCO is unlocked, the collector of DC voltage drops, causing the LEDs to turn off. Simultaneously, the second heterodyne oscillator ceases to oscillate. The receiver is thus muted until VCO lock occurs.

PLL CONTROL UNIT

Please refer to the PLL Control Unit logic diagram for questions regarding the operation of this circuitry. A complete treatment of every logic state is beyond the scope of this manual.



Crystal	Frequency	PLL Het. Freq.	Remarks
X301	44.10000 MHz	132.300 MHz	Simplex
X302	43.90000 "	131.700 "	TX -600 kHz shift
X303	44.30000 "	132.900 "	TX +600 kHz shift
X304	44.10166 "	132.305 "	Simplex 5 kHz up
X305	43.90166 "	131.705 "	TX -600 kHz 5 kHz up
X306	44.30166 "	132.905 "	TX +600 kHz 5 kHz up


POWER SUPPLY

A 13.8 volt DC supply is used for the audio power amplifier, Q₁₁₆, as well as the relay and lamps. The supply voltage for the final amplifier is fed through voltage regulator Q₁ (2SD235D), which is controlled by the automatic final protection unit.

Voltage regulator Q₆₀₅ (μ PC14305) regulates the supply voltage at 5 volts, to supply Q₃₀₈ and the display unit. Q₃₁₃ (2SC372Y) and D₃₀₁(RD6.8EB) regulates the supply voltage at 6 volts for the VCO and phase comparator. The 5 volt supply for the PLL control unit is regulated by zener diode D₃ (WZ050), and is connected directly (not via the power switch) for memory backup purposes.

A regulated 8 volt circuit using Q₁₁₇ (μ PC14308) is used for all other circuits.

When the transceiver is used in the memory mode, D₄ and D₅ (WZ050) supply 5 volts to the receiver and transmitter, respectively.



	C ₅₁₆ *	R ₅₁₆ *	R ₅₁₃ *	R ₅₁₄ *	R ₅₂₄ *
70Hz l 160Hz	0.15 μ F	39K Ω	15K Ω	470K Ω	15K Ω
160Hz l 250Hz	0.1 μ F	33K Ω	8.2K Ω	270K Ω	8.2K Ω

TONE SQUELCH UNIT (OPTION)

The tone squelch circuit disables the audio circuit of the receiver until a preset, subaudible tone is received. On transmit, a subaudible tone is superimposed on the output audio signal. The frequency of this tone can be set to any frequency between 70 Hz and 250 Hz.

The tone signal is generated by Q₅₀₂ (NE567), and its frequency is set by R₅₁₆, VR₅₀₂, and C₅₁₆. The level of the tone signal is set by VR₅₀₄, and the signal is subsequently fed through buffer amplifier Q₅₀₃ (2SK19GR) to a low pass filter on unit "d" of operational amplifier Q₅₀₁ (MC3403). The tone signal is then superimposed on the speech signal at Q₂₀₂. The constants for setting the subaudible tone frequency are shown in Table 2.


The audio output signal from the receiver discriminator is fed to unit "a" of Q₅₀₁. Unit "a" of Q₅₀₁ acts as a high-pass filter, while unit "b" acts as a T-notch filter. These filters remove the subaudible tone from the audio signal, which is then fed through audio amplifier Q₅₀₅ (2SC372Y) to amplifier Q₁₁₃.

The subaudible tone then passes through a low-pass filter at unit "c" of Q₅₀₁, and is fed to Q₅₀₂. When the tone frequency is the same as that preset for transmission, the voltage at pin 8 of Q₅₀₂ becomes low, causing Q₅₀₄ (2SC372Y) to turn off. In turn, proper bias voltage is applied to Q₁₁₉, allowing normal operation.

When the proper tone signal is not present, Q₅₀₄ conducts, removing the bias from Q₁₁₉, thus disabling the audio circuit.

As the conventional carrier-controlled squelch is still in operation, irrespective of the condition of the tone squelch, the BUSY lamp will light up when any carrier is received. This feature alerts the operator that the channel is occupied, though no signal may be heard.

Table 2



CRYSTAL DATA FT-227RB

FUNCTION	HOLDER	RANGE (MHz)	MODE	LOAD C	SERIES R	DRIVE LEVEL
REFERENCE (X ₄₀₇)	HC-18/U	10.240	Fundamental	30 pF	25 Ω	2 mW
2nd Local (X ₁₀₁)	HC-18/U	10.245	Fundamental	30 pF	25 Ω	2 mW
Carrier (X ₄₀₁)	HC-18/U	*10.700	Fundamental	30 pF	20 Ω	2 mW
PLL Local (X ₃₀₁)	HC-18/U	44.100	3rd overtone	20 pF	40 Ω	2 mW
		43.900				
		44.300				
		44.10166				
		43.90166				
		44.30166				

*ACTUAL FREQUENCY: 10.740 MHz

Load Capacitor: 30 pF, 40 kHz UP (Decided by circuit)

PLL CIRCUIT FREQUENCY RELATIONS

